ETD

Archivio digitale delle tesi discusse presso l’Università di Pisa

Tesi etd-09042018-101822

Tipo di tesi

Tesi di laurea magistrale

URN

etd-09042018-101822

Titolo

Design, simulation and FPGA-prototyping of an high resolution CORDIC-based wheel speed sensor for autonomous driving and autonomous parking applications.

Dipartimento

INGEGNERIA DELL'INFORMAZIONE

Corso di studi

INGEGNERIA ELETTRONICA

Parole chiave

autonomous driving
autonomous parking
CORDIC
design
FPGA
prototyping
simulation
wheel speed sensor

Data inizio appello

28/09/2018

Consultabilità

Non consultabile

Data di rilascio

28/09/2088

Riassunto (Inglese)

Riassunto (Italiano)

The goal of this Master Thesis is the development of a FPGA-based (”Field Programmable Gate Array”) prototype for the feasibility study of the next generation wheel speed sensor for autonomous parking and autonomous driving applications.
The work is starting from VHDL code of an existing wheel speed sensor. Starting from this VHDL code, new IPs are developed and tested via simulation to reach the desired functionality. Finally the design is transferred on a FPGA. Some architectures and algorithms are developed in order to allow high resolution speed sensing for next generation wheel speed sensors.

File

Nome file	Dimensione
Tesi non consultabile. Contatta l’autore